( en | de | ru )

 

Disambiguation of "Marescaux, Théodore"

Author of the publication

copydeleteadd this publication to your clipboard
Network-on-Chip for Reconfigurable Systems: From High-Level Design Down to Implementation.

, , , , , , , , and . FPL, volume 3203 of Lecture Notes in Computer Science, page 637-647. Springer, (2004)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Theodore Fingerhuth

Theodore Guillery

Theodore Runyon

Theodore Wyckoff

Theodore Esselborn

 

Other publications of authors with the same name

Design of Cam-E-leon, a Run-Time Reconfigurable Web Camera., , , , , , , , , and . Embedded Processor Design Challenges, volume 2268 of Lecture Notes in Computer Science, page 274-290. Springer, (2002)Introducing the SuperGT Network-on-Chip; SuperGT QoS: more than just GT., and . DAC, page 116-121. IEEE, (2007)Network-on-Chip for Reconfigurable Systems: From High-Level Design Down to Implementation., , , , , , , , and . FPL, volume 3203 of Lecture Notes in Computer Science, page 637-647. Springer, (2004)Run-time support for heterogeneous multitasking on reconfigurable SoCs., , , , , , , , , and . Integr., 38 (1): 107-130 (2004)Design-Time Application Exploration for MP-SoC Customized Run-Time Management., , , , , and . SoC, page 66-69. IEEE, (2005)Design-time application mapping and platform exploration for MP-SoC customised run-time management., , , , , and . IET Comput. Digit. Tech., 1 (2): 120-128 (2007)Highly scalable network on chip for reconfigurable systems., , , , , , and . SoC, page 79-82. IEEE, (2003)Dynamic Time-Slot Allocation for QoS Enabled Networks on Chip., , , , and . ESTIMedia, page 47-52. IEEE Computer Society, (2005)Pareto-Based Application Specification for MP-SoC Customized Run-Time Management., , , , , and . ICSAMOS, page 78-84. IEEE, (2006)Interconnection Networks Enable Fine-Grain Dynamic Multi-tasking on FPGAs., , , , and . FPL, volume 2438 of Lecture Notes in Computer Science, page 795-805. Springer, (2002)