( en | de | ru )

 

Disambiguation of "Wang, Chua-Chin"

Author of the publication

copydeleteadd this publication to your clipboard
A ROM-less DDFS using a nonlinear DAC with an error compensation current array.

, , , and . APCCAS, page 1632-1635. IEEE, (2008)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Wang- Chin Kim

Chin-hsien Wang

Stephanie Chua

Siewteen Chua

Modesto Chua

 

Other publications of authors with the same name

A Low-power 4-T SAM Design for OFDM Demodulators in DVB Receiversers., , , , , and . APCCAS, page 1112-1115. IEEE, (2006)Theoretical expectation value of the capacity of fuzzy polynomial bidirectional hetero-correlator., and . ISCAS (5), page 583-586. IEEE, (1999)A high voltage battery charger with smooth charge mode transition in BCD process., , , , and . ISCAS, page 813-816. IEEE, (2011)A mini-invasive multi-function bladder urine pressure measurement system., , , and . ISCAS, page 3174-3177. IEEE, (2008)A power-aware 2-dimensional bypassing multiplier using cell-based design flow., , and . ISCAS, page 3338-3341. IEEE, (2008)Wideband 70dB CMOS digital variable gain amplifier design for DVB-T receiver's AGC., , , and . ISCAS (1), page 356-359. IEEE, (2005)On-chip MOS PVT variation monitor for slew rate self-adjusting 2×VDD output buffers., , , and . ICICDT, page 1-4. IEEE, (2012)Temperature and process compensated clock generator using feedback TPC bias., , , and . ICICDT, page 1-4. IEEE, (2012)A single-ended disturb-free 5T loadless SRAM with leakage sensor and read delay compensation using 40 nm CMOS process., , and . ISCAS, page 1126-1129. IEEE, (2014)A C-less ASK demodulator for implantable neural interfacing chips., , , and . ISCAS (4), page 57-60. IEEE, (2004)