( en | de | ru )

 

Disambiguation of "Tsui, Chi-Ying"

Author of the publication

copydeleteadd this publication to your clipboard
A Two-Staged Adaptive Successive Cancellation List Decoding for Polar Codes.

, , and . ISCAS, page 1-5. IEEE, (2019)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Ying Chi

Chi Lan Tsui

Matthew Tsui

Ying Ying

Tung Yu Tsui

 

Other publications of authors with the same name

Low Complexity SST Viterbi Decoder., and . VTC Fall, page 1-2. IEEE, (2006)Design and implementation of high-speed arbiter for large scale VOQ crossbar switches., , and . ISCAS (2), page 308-311. IEEE, (2003)Finite state machine partitioning for low power., and . ISCAS (1), page 306-309. IEEE, (1999)A Two-Staged Adaptive Successive Cancellation List Decoding for Polar Codes., , and . ISCAS, page 1-5. IEEE, (2019)An efficient Network-on-Chip (NoC) based multicore platform for hierarchical parallel genetic algorithms., , , , , and . NOCS, page 17-24. IEEE, (2014)Low-latency approximate matrix inversion for high-throughput linear pre-coders in massive MIMO., and . VLSI-SoC, page 1-5. IEEE, (2016)A fault-tolerant network-on-chip design using dynamic reconfiguration of partial-faulty routing resources., , and . VLSI-SoC, page 192-195. IEEE, (2011)A traffic-aware adaptive routing algorithm on a highly reconfigurable network-on-chip architecture., , , , and . CODES+ISSS, page 161-170. ACM, (2012)The Design of a Micro Power Management System for Applications Using Photovoltaic Cells With the Maximum Output Power Control., , and . IEEE Trans. Very Large Scale Integr. Syst., 17 (8): 1138-1142 (2009)An Energy Efficient Layered Decoding Architecture for LDPC Decoder., and . IEEE Trans. Very Large Scale Integr. Syst., 18 (8): 1185-1195 (2010)