( en | de | ru )

 

Disambiguation of "Belloch, Jose A."

Author of the publication

copydeleteadd this publication to your clipboard
On the use of many-core machines for the acceleration of a mesh truncation technique for FEM.

, , , , and . J. Supercomput., 75 (3): 1686-1696 (2019)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Jose A C Broekaert

Wilhelm Josenhans

Klaus Josefiak

Peter Josephs

Minna Josephsohn

 

Other publications of authors with the same name

Real-time massive convolution for audio applications on GPU - Massive convolution on GPU., , , and . J. Supercomput., 58 (3): 449-457 (2011)Accelerating multi-channel filtering of audio signal on ARM processors., , , , and . J. Supercomput., 73 (1): 203-214 (2017)Multicore implementation of a multichannel parallel graphic equalizer., , , , and . J. Supercomput., 78 (14): 15715-15729 (2022)On the performance of multi-GPU-based expert systems for acoustic localization involving massive microphone arrays., , , and . Expert Syst. Appl., 42 (13): 5607-5620 (2015)Optimized Fundamental Signal Processing Operations For Energy Minimization on Heterogeneous Mobile Devices., , , , and . IEEE Trans. Circuits Syst. I Regul. Pap., 65-I (5): 1614-1627 (2018)Hybrid CPU-GPU implementation of the transformed spatial domain channel estimation algorithm for mmWave MIMO systems., , , , , and . J. Supercomput., 79 (9): 9371-9382 (June 2023)Multi-channel IIR filtering of audio signals using a GPU., , , , and . ICASSP, page 6692-6696. IEEE, (2014)Supervised Triple Macrosynchronized Lockstep (STMLS) Architecture for Multicore Processors., , , and . IEEE Access, (2023)GPU-Based Dynamic Wave Field Synthesis Using Fractional Delay Filters and Room Compensation., , , , and . IEEE ACM Trans. Audio Speech Lang. Process., 25 (2): 435-447 (2017)Vectorization of binaural sound virtualization on the ARM Cortex-A15 architecture., , , , and . EUSIPCO, page 1601-1605. IEEE, (2015)