( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
Jitter-reduction and pulse-width-distortion compensation circuits for a 10Gb/s burst-mode CDR circuit.

, , , , , и . ISSCC, стр. 104-105. IEEE, (2009)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Hiroaki Kobayashi

Hiroaki Tanaka

 

Другие публикации лиц с тем же именем

A 25-Gb/s 13 mW clock and data recovery using C2MOS D-flip-flop in 65-nm CMOS., , , , , , , , и . VLSI-DAT, стр. 1-4. IEEE, (2018)High-power SOA integrated EADFB laser and high-sensitivity burst-mode APD receiver toward 10G- and 25G-class long reach PON., , , , , , , , и . OECC/PSC, стр. 1-3. IEEE, (2022)A 10.3125Gb/s Burst-Mode CDR Circuit using a δσ DAC., , , , , и . ISSCC, стр. 226-227. IEEE, (2008)20.1-mW 8-Gbps UWB-IR millimeter-wave transmitter using an OOK pulse modulator based on CMOS inverters., , , , и . ISCAS, стр. 2696-2699. IEEE, (2014)A 137-mW, 4 ch × 25-Gbps Low-Power Compact Transmitter Flip-Chip-Bonded 1.3-μm LD-Array-on-Si., , , , , , , , , и 5 other автор(ы). OFC, стр. 1-3. IEEE, (2018)Jitter-reduction and pulse-width-distortion compensation circuits for a 10Gb/s burst-mode CDR circuit., , , , , и . ISSCC, стр. 104-105. IEEE, (2009)A 65-nm CMOS burst-mode CDR based on a GVCO with symmetric loops., , , , , , и . ISCAS, стр. 2704-2707. IEEE, (2014)A Multi-Rate Burst-Mode CDR Using a GVCO With Symmetric Loops for Instantaneous Phase Locking in 65-nm CMOS., , , , , , и . IEEE Trans. Circuits Syst. I Regul. Pap., 62-I (5): 1288-1295 (2015)A 25G Burst-mode Receiver with -27.7-dBm Sensitivity and 150-ns Response-Time for 50G-EPON Systems., , , , , , , и . ECOC, стр. 1-3. IEEE, (2020)