Author of the publication

Self-biased high-bandwidth low-jitter 1-to-4096 multiplier clock generator PLL.

, , , , and . IEEE J. Solid State Circuits, 38 (11): 1795-1803 (2003)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

No persons found for author name Shankaradas, Manjusha
add a person with the name Shankaradas, Manjusha
 

Other publications of authors with the same name