( en | de | ru )

 

Disambiguation of "Surace, Giuseppe"

Author of the publication

copydeleteadd this publication to your clipboard
Analog-DFE-based 16Gb/s SerDes in 40nm CMOS that operates across 34dB loss channels at Nyquist with a baud rate CDR and 1.2Vpp voltage-mode driver.

, , , , , , , , , , , , , , , , , , , and . ISSCC, page 350-351. IEEE, (2011)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Yuri Surace

Giuseppe Olivato

Giuseppe Valenza

Giuseppe Bosco

Giuseppe Rossi

 

Other publications of authors with the same name

26.3 A pin- and power-efficient low-latency 8-to-12Gb/s/wire 8b8w-coded SerDes link for high-loss channels in 40nm technology., , , , , , , , , and 7 other author(s). ISSCC, page 442-443. IEEE, (2014)A 1.02pJ/b 417Gb/s/mm USR Link in 16nm FinFET., , , , , , , , , and 20 other author(s). VLSI Circuits, page 92-. IEEE, (2019)Federated Learning for the Efficient Detection of Steganographic Threats Hidden in Image Icons., , , , , and . PerSOM, volume 494 of Lecture Notes of the Institute for Computer Sciences, Social Informatics and Telecommunications Engineering, page 83-95. Springer, (2022)Analog-DFE-based 16Gb/s SerDes in 40nm CMOS that operates across 34dB loss channels at Nyquist with a baud rate CDR and 1.2Vpp voltage-mode driver., , , , , , , , , and 10 other author(s). ISSCC, page 350-351. IEEE, (2011)10.1 A pin-efficient 20.83Gb/s/wire 0.94pJ/bit forwarded clock CNRZ-5-coded SerDes up to 12mm for MCM packages in 28nm CMOS., , , , , , , , , and 12 other author(s). ISSCC, page 182-183. IEEE, (2016)Short-Reach and Pin-Efficient Interfaces Using Correlated NRZ., , , , , , , , , and 11 other author(s). CICC, page 1-8. IEEE, (2020)