Author of the publication

A Case for Memory Content-Based Detection and Mitigation of Data-Dependent Failures in DRAM.

, , , , and . IEEE Comput. Archit. Lett., 16 (2): 88-93 (2017)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Runahead Execution: An Effective Alternative to Large Instruction Windows., , , and . IEEE Micro, 23 (6): 20-25 (2003)Improving DRAM Performance by Parallelizing Refreshes with Accesses., , , , , , and . CoRR, (2017)A 45 nm Resilient Microprocessor Core for Dynamic Variation Tolerance., , , , , , , , , and 1 other author(s). IEEE J. Solid State Circuits, 46 (1): 194-208 (2011)Kill the Program Counter: Reconstructing Program Behavior in the Processor Cache Hierarchy., , , , , and . ASPLOS, page 737-749. ACM, (2017)Efficient Machine Learning on Encrypted Data Using Hyperdimensional Computing., , , , , , , and . ISLPED, page 1-6. IEEE, (2023)Efficiently prefetching complex address patterns., , , , , and . MICRO, page 141-152. ACM, (2015)MorphCore: An Energy-Efficient Microarchitecture for High Performance ILP and High Throughput TLP., , , , and . MICRO, page 305-316. IEEE Computer Society, (2012)Improving cache performance using read-write partitioning., , , , and . HPCA, page 452-463. IEEE Computer Society, (2014)Improving DRAM performance by parallelizing refreshes with accesses., , , , , , and . HPCA, page 356-367. IEEE Computer Society, (2014)Energy-Efficient and Metastability-Immune Timing-Error Detection and Instruction-Replay-Based Recovery Circuits for Dynamic-Variation Tolerance., , , , , , , and . ISSCC, page 402-403. IEEE, (2008)