( en | de | ru )

 

Disambiguation of "Stan, Mircea R."

Author of the publication

copydeleteadd this publication to your clipboard
Processing-in-Memory with Temporal Encoding.

, , , , and . ISVLSI, page 56-61. IEEE, (2022)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Mircea R ducanu

Mircea R ducanu

Constantin Stan

Cornel Stan

Johann Stan

 

Other publications of authors with the same name

A post-silicon hold time closure technique using data-path tunable-buffers for variation-tolerance in sub-threshold designs., , , , and . ISQED, page 341-346. IEEE, (2018)Graphene Devices, Interconnect and Circuits - Challenges and Opportunities., , , and . ISCAS, page 69-72. IEEE, (2009)A Case for Thermal-Aware Floorplanning at the Microarchitectural Level., , , and . J. Instruction-Level Parallelism, (2005)Analog VLSI for robot path planning., , , and . J. VLSI Signal Process., 8 (1): 61-73 (1994)Accurate, Pre-RTL Temperature-Aware Design Using a Parameterized, Geometric Thermal Model., , , , and . IEEE Trans. Computers, 57 (9): 1277-1288 (2008)Using Intradisk Parallelism to Build Energy-Efficient Storage Systems., , and . IEEE Micro, 29 (1): 50-61 (2009)Temperature-Aware Computer Systems: Opportunities and Challenges., , , , , and . IEEE Micro, 23 (6): 52-61 (2003)Tolerating the Consequences of Multiple EM-Induced C4 Bump Failures., , , , and . IEEE Trans. Very Large Scale Integr. Syst., 24 (6): 2335-2344 (2016)Low-power encodings for global communication in CMOS VLSI., and . IEEE Trans. Very Large Scale Integr. Syst., 5 (4): 444-455 (1997)Low Power Design for ASIC Cores., , , and . VLSI Design, 12 (3): 317-331 (2001)