( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
Energy and Reliability Improvement of Voltage-Based, Clustered, Coarse-Grain Reconfigurable Architectures by Employing Quality-Aware Mapping.

, , , и . IEEE J. Emerg. Sel. Topics Circuits Syst., 8 (3): 480-493 (2018)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Dariush Afzali

Wien Kusharyoto

Jörg Kushauer

Hassan Hassan

Hassan Abbas Hassan

 

Другие публикации лиц с тем же именем

Design Exploration of Energy-Efficient Accuracy-Configurable Dadda Multipliers With Improved Lifetime Based on Voltage Overscaling., , , и . IEEE Trans. Very Large Scale Integr. Syst., 28 (5): 1207-1220 (2020)Workload and temperature dependent evaluation of BTI-induced lifetime degradation in digital circuits., , , , , и . Microelectron. Reliab., 55 (8): 1152-1162 (2015)Minimizing the energy-delay product of SRAM arrays using a device-circuit-architecture co-optimization framework., , и . DAC, стр. 107:1-107:6. ACM, (2016)Optimizing the Operating Voltage of Tunnel FET-Based SRAM Arrays Equipped with Read/Write Assist Circuitry., , и . ACM Great Lakes Symposium on VLSI, стр. 415-420. ACM, (2016)X-NVDLA: Runtime Accuracy Configurable NVDLA based on Employing Voltage Overscaling Approach., и . ISQED, стр. 7-12. IEEE, (2022)Energy Consumption and Lifetime Improvement of Coarse-Grained Reconfigurable Architectures Targeting Low-Power Error-Tolerant Applications., , , и . ACM Great Lakes Symposium on VLSI, стр. 431-434. ACM, (2018)Energy and Reliability Improvement of Voltage-Based, Clustered, Coarse-Grain Reconfigurable Architectures by Employing Quality-Aware Mapping., , , и . IEEE J. Emerg. Sel. Topics Circuits Syst., 8 (3): 480-493 (2018)X-NVDLA: Runtime Accuracy Configurable NVDLA Based on Applying Voltage Overscaling to Computing and Memory Units., и . IEEE Trans. Circuits Syst. I Regul. Pap., 70 (5): 1989-2002 (мая 2023)A near-threshold 7T SRAM cell with high write and read margins and low write time for sub-20 nm FinFET technologies., , , , , и . Integr., (2015)Design Techniques for Approximate Realization of Data-Flow Graphs., , , и . Approximate Computing, Springer International Publishing, (2022)