( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
High speed and high resolution WTA circuit.

, и . ISCAS (2), стр. 224-227. IEEE, (1999)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Siskos Dimitrios

Stilianos Akpapoglou

Stilianos Ciprianidis

Stilianos Gatzojannis

Stilianos Koniordos

 

Другие публикации лиц с тем же именем

Analysis and selection criteria of BSIM4 flicker noise simulation models., , и . Int. J. Circuit Theory Appl., 36 (7): 813-823 (2008)An approach for estimating adulteration of virgin olive oil with soybean oil using image analysis., , , , , , и . MOCAST, стр. 1-4. IEEE, (2017)FPGA Architecture Design and Toolset for Logic Implementation., , , , , , и . PATMOS, том 2799 из Lecture Notes in Computer Science, стр. 607-616. Springer, (2003)A floating gate CMOS Euclidean distance calculator and its application to hand-written digit recognition., , и . ICIP (3), стр. 350-353. IEEE, (2001)Compact Ground Bounce Sensors for SoC Energy Harvesting Applications., , и . MOCAST, стр. 1-4. IEEE, (2022)AMDREL: a novel low-energy FPGA architecture and supporting CAD tool design flow., , , , , , , , , и 1 other автор(ы). ASP-DAC, стр. 3-4. ACM Press, (2005)A Fast and Compact Analog Buffer Design for Active Matrix Liquid Crystal Displays Using Polysilicon Thin-Film Transistors., , и . IEEE Trans. Circuits Syst. II Express Briefs, 55-II (6): 537-540 (2008)An offset cancellation technique of complementary input pair buffers for continuous time applications., и . Int. J. Circuit Theory Appl., 45 (5): 720-726 (2017)A photocell-array with on-chip normalisation and mismatch compensation., , и . ISSPA (1), стр. 621-624. IEEE, (2003)High speed and high resolution WTA circuit., и . ISCAS (2), стр. 224-227. IEEE, (1999)