Author of the publication

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Optimal resizing of bus wires in layout migration., , and . ICECS, page 411-414. IEEE, (2004)Design and dynamic management of hierarchical NoCs., , and . Microprocess. Microsystems, (2016)Crosstalk noise reduction in synthesized digital logic circuits., and . IEEE Trans. Very Large Scale Integr. Syst., 11 (6): 1153-1158 (2003)Task Scheduling Based On Thread Essence and Resource Limitations., , and . J. Comput., 7 (1): 53-64 (2012)Logic Gates as Repeaters (LGR) for Timing Optimization of SoC Interconnects., , , and . VLSI-SOC, page 99-104. Technische Universität Darmstadt, Insitute of Microelectronic Systems, (2003)On-die decoupling capacitance: frequency domain analysis of activity radius., , , and . ISCAS, IEEE, (2006)Timing optimization in logic with interconnect., , , and . SLIP, page 19-26. ACM, (2008)Networks on chips: keeping up with Rent's rule and Moore's law.. SLIP, page 55-56. ACM, (2007)Quasi Fat Trees for HPC Clouds and Their Fault-Resilient Closed-Form Routing., , and . Hot Interconnects, page 41-48. IEEE Computer Society, (2014)Scheduling Multiple Multithreaded Applications on Asymmetric and Symmetric Chip Multiprocessors., , and . PAAP, page 65-72. IEEE Computer Society, (2010)