Author of the publication

Focused ion beam milling for the fabrication of 160 nm channel length IGZO TFTs on flexible polymer substrates

, , , , , , , , , and . Flexible and Printed Electronics, 5 (1): 015007 (January 2020)
DOI: 10.1088/2058-8585/ab639f

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

170 GHz SiGe-BiCMOS Loss-Compensated Distributed Amplifier., , , , and . IEEE J. Solid State Circuits, 50 (10): 2228-2238 (2015)Nonlinear Analysis of Cross-Coupled Super-Regenerative Oscillators., , , , , and . IEEE Trans. Circuits Syst. I Regul. Pap., 68 (6): 2368-2381 (2021)A 213 GHz 2 dBm Output-Power Frequency Quadrupler with 45 dB Harmonic Suppression in 130 nm SiGe BiCMOS., , , and . ESSCIRC, page 447-450. IEEE, (2021)A 0.2 dBm 225 GHz Frequency Quadrupler with 330° Phase Control in 130 nm SiGe BiCMOS., , , , and . ISCAS, page 434-437. IEEE, (2022)High gain amplifiers in flexible self-aligned a-IGZO thin-film-transistor technology., , , , , , , , , and . ICECS, page 108-111. IEEE, (2014)High-impedance multi-conductor transmission-lines for integrated applications at millimeter-wave frequency., , , , and . SBCCI, page 129-135. ACM, (2017)Analysis and Design of 60-GHz Switched Injection-Locked Oscillator with up to 38 dB Regenerative Gain and 3.1 GHz Switching Rate., , , and . MWSCAS, page 340-343. IEEE, (2018)BiCMOS Variable Gain LNA at C-Band with Ultra Low Power Consumption for WLAN., , , , , , and . ICT, volume 3124 of Lecture Notes in Computer Science, page 891-899. Springer, (2004)A 0.2-1.3 ns Range Delay-Control Scheme for a 25 Gb/s Data-Receiver Using a Replica Delay-Line-Based Delay-Locked-Loop in 45-nm CMOS., , , , and . IEEE Trans. Circuits Syst. II Express Briefs, 67-II (5): 806-810 (2020)A 25-Gb/s 270-mW Time-to-Digital Converter-Based 8× Oversampling Input-Delayed Data-Receiver in 45-nm SOI CMOS., , , and . IEEE Trans. Circuits Syst. I Regul. Pap., 65-I (11): 3720-3733 (2018)