( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
A Low Phase Noise Quadrature Injection Locked Frequency Synthesizer for MM-Wave Applications.

, , , , , и . IEEE J. Solid State Circuits, 46 (11): 2635-2649 (2011)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Thein Win

Zaw Win

Win Maung

Thida Win

Sein Win

 

Другие публикации лиц с тем же именем

Analysis of CMOS Transconductance Amplifiers for Sampling Mixers., , , и . IEICE Trans. Electron., 91-C (6): 871-878 (2008)A Study on Fully Digital Clock Data Recovery Utilizing Time to Digital Converter., , и . IEICE Trans. Electron., 90-C (6): 1311-1314 (2007)Feedforward compensation technique for all digital phase locked loop based synthesizers., , и . ISCAS, IEEE, (2006)Spatial Sensitivity of Capacitors in Distributed Resonators and Its Application to Fine and Wide Frequency Tuning Digital Controlled Oscillators., , и . IEICE Trans. Electron., 91-C (6): 918-927 (2008)A Low Phase Noise Quadrature Injection Locked Frequency Synthesizer for MM-Wave Applications., , , , , и . IEEE J. Solid State Circuits, 46 (11): 2635-2649 (2011)A 60GHz 16QAM/8PSK/QPSK/BPSK direct-conversion transceiver for IEEE 802.15.3c., , , , , , , , , и 3 other автор(ы). ISSCC, стр. 160-162. IEEE, (2011)32Gb/s data-interpolator receiver with 2-tap DFE in 28nm CMOS., , , , , , , , , и 1 other автор(ы). ISSCC, стр. 36-37. IEEE, (2013)A 32 Gb/s Data-Interpolator Receiver With Two-Tap DFE Fabricated With 28-nm CMOS Process., , , , , , , , , и 1 other автор(ы). IEEE J. Solid State Circuits, 48 (12): 3258-3267 (2013)A 56-Gb/s receiver front-end with a CTLE and 1-tap DFE in 20-nm CMOS., , , , , , , , и . VLSIC, стр. 1-2. IEEE, (2014)A 58-63.6GHz quadrature PLL frequency synthesizer using dual-injection technique., , , , , и . ASP-DAC, стр. 101-102. IEEE, (2011)