Author of the publication

Cache Memory Organization to Enhance the Yield of High-Performance VLSI Processors.

. IEEE Trans. Computers, 38 (4): 484-492 (1989)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Cache Memory Organization to Enhance the Yield of High-Performance VLSI Processors.. IEEE Trans. Computers, 38 (4): 484-492 (1989)Reducing Memory Latency via Read-after-Read Memory Dependence Prediction., and . IEEE Trans. Computers, 51 (3): 313-326 (2002)Cooperative cache partitioning for chip multiprocessors., and . ICS, page 242-252. ACM, (2007)Holistic run-time parallelism management for time and energy efficiency., , and . ICS, page 337-348. ACM, (2013)Author retrospective for cooperative cache partitioning for chip multiprocessors., and . ICS 25th Anniversary, page 80-81. ACM, (2014)Microprocessors - 10 Years Back, 10 Years Ahead.. Informatics, volume 2000 of Lecture Notes in Computer Science, page 209-218. Springer, (2001)Speculative Versioning Cache., , , and . IEEE Trans. Parallel Distributed Syst., 12 (12): 1305-1317 (2001)Exploiting Value Locality in Physical Register Files., and . MICRO, page 265-276. IEEE Computer Society, (2003)Streamlining Inter-Operation Memory Communication via Data Dependence Prediction., and . MICRO, page 235-245. ACM/IEEE Computer Society, (1997)Characterization of Problem Stores., and . IEEE Comput. Archit. Lett., (2004)