( en | de | ru )

 

Disambiguation of "Huertas, José L."

Author of the publication

copydeleteadd this publication to your clipboard
Self-Timed Boundary-Scan Cells for Multi-Chip Module Test.

, , , , and . VTS, page 92-97. IEEE Computer Society, (1998)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

José Reyes L

Humberto Jorge José

Nadine José Gonzalez

José Navarrete

José Putharikal

 

Other publications of authors with the same name

Optimum PLA folding through boolean satisfiability., , , and . ASP-DAC, ACM, (1995)Structural testing of pipelined analog to digital converters., , and . ISCAS (1), page 436-439. IEEE, (2001)A Method for Parameter Extraction of Analog Sine-Wave Signals for Mixed-Signal Built-In-Self-Test Applications., , , , and . DATE, page 298-305. IEEE Computer Society, (2004)Practical Oscillation-Based Test in Analog Integrated Filters: Experimental Results., , , and . DELTA, page 18-24. IEEE Computer Society, (2002)Accuate simplification of large symbolic formulae., , , and . ICCAD, page 318-321. IEEE Computer Society / ACM, (1992)Oscillation-based test in bandpass oversampled A/D converters., , , and . Microelectron. J., 34 (10): 927-936 (2003)Robust frequency divider based on resonant tunneling devices., , and . ISCAS (3), page 2647-2650. IEEE, (2005)A Low-Cost Strategy for Testing Analog Filters., , and . ISCAS, page 123-126. IEEE, (1994)Self-Testable Pipelined ADC with Low Hardware Overhead., , , and . VTS, page 272-278. IEEE Computer Society, (2001)Reducing the impact of DFT on the performance of analog integrated circuits: improved sw-op amp design., , and . VTS, page 42-47. IEEE Computer Society, (1996)