( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
A Digitized Replica Bitline Delay Technique for Random-Variation-Tolerant Timing Generation of SRAM Sense Amplifiers.

, , , , , , , , и . IEEE J. Solid State Circuits, 46 (11): 2545-2551 (2011)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Fumihiko Sato

 

Другие публикации лиц с тем же именем

A 27% active and 85% standby power reduction in dual-power-supply SRAM using BL power calculator and digitally controllable retention circuit., , , , , , , , , и 1 other автор(ы). ISSCC, стр. 320-321. IEEE, (2013)A 12.8 GB/S Daisy Chain-Based Downlink I/F Employing Spectrally Compressed Multi-Band Multiplexing for High-Bandwidth and Large-Capacity Storage Systems., , , , , , , и . VLSI Circuits, стр. 149-150. IEEE, (2018)Live Demonstration: FPGA-Based CNN Accelerator with Filter-Wise-Optimized Bit Precision., , , , , и . ISCAS, стр. 1. IEEE, (2019)A 12.8-Gb/s Daisy Chain-Based Downlink I/F Employing Spectrally Compressed Multi-Band Multiplexing for High-Bandwidth, Large-Capacity Storage Systems., , , , , , , , и . IEEE J. Solid State Circuits, 54 (4): 1086-1095 (2019)FPGA-based CNN Processor with Filter-Wise-Optimized Bit Precision., , , , , и . A-SSCC, стр. 47-50. IEEE, (2018)A 27% Active and 85% Standby Power Reduction in Dual-Power-Supply SRAM Using BL Power Calculator and Digitally Controllable Retention Circuit., , , , , , , , , и 1 other автор(ы). IEEE J. Solid State Circuits, 49 (1): 118-126 (2014)Energy efficiency deterioration by variability in SRAM and circuit techniques for energy saving without voltage reduction., , , , , , , и . ICICDT, стр. 1-4. IEEE, (2012)Quantization Strategy for Pareto-optimally Low-cost and Accurate CNN., , , , , , и . AICAS, стр. 1-4. IEEE, (2021)A trimless, 0.5V-1.0V wide voltage operation, high density SRAM macro utilizing dynamic cell stability monitor and multiple memory cell access., , , , , , , , , и 2 other автор(ы). A-SSCC, стр. 161-164. IEEE, (2011)A Digitized Replica Bitline Delay Technique for Random-Variation-Tolerant Timing Generation of SRAM Sense Amplifiers., , , , , , , , и . IEEE J. Solid State Circuits, 46 (11): 2545-2551 (2011)