( en | de | ru )

 

Disambiguation of "Gemmeke, Tobias"

Author of the publication

copydeleteadd this publication to your clipboard
Resolving the memory bottleneck for single supply near-threshold computing.

, , , , , and . DATE, page 1-6. European Design and Automation Association, (2014)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Tobias Gemmeke

Claudia Gemmeke

Linus Gemmeke

Franz Gemmeke

Thomas Gemmeke

 

Other publications of authors with the same name

Synthesizable Memory Arrays Based on Logic Gates for Subthreshold Operation in IoT., , , and . IEEE Trans. Circuits Syst. I Regul. Pap., 66-I (3): 941-954 (2019)Lossless Sparse Temporal Coding for SNN-based Classification of Time-Continuous Signals., and . DATE, page 1-6. IEEE, (2023)NEUROTEC I: Neuro-inspired Artificial Intelligence Technologies for the Electronics of the Future., , , , , , , , , and 23 other author(s). DATE, page 957-962. IEEE, (2022)Deadlock-Freedom in Computational Neuroscience Simulators., , , and . IEEE Des. Test, 39 (6): 70-78 (2022)Communication architecture enabling 100x accelerated simulation of biological neural networks., , , , and . SLIP, page 2. ACM, (2020)Scalable Time-Domain Compute-in-Memory BNN Engine with 2.06 POPS/W Energy Efficiency for Edge-AI Devices., , , and . ACM Great Lakes Symposium on VLSI, page 665-670. ACM, (2023)10.6 A 0.74V 200μW multi-standard transceiver digital baseband in 40nm LP-CMOS for 2.4GHz Bluetooth Smart / ZigBee / IEEE 802.15.6 personal area networks., , , , , , , , , and . ISSCC, page 186-187. IEEE, (2014)Automatic Generation of Structured Macros Using Standard Cells ‒ Application to CIM., , , and . ISLPED, page 1-6. IEEE, (2023)A physically oriented model to quantify the dynamic noise margin on-chip noise., and . ESSCIRC, page 467-470. IEEE, (2004)A framework for analyzing the propagation of hardware-induced errors in non-recursive LTI blocks with finite wordlength effects., , and . PATMOS, page 147-154. IEEE, (2016)