Author of the publication

Virtualsync: timing optimization by synchronizing logic waves with sequential and combinational components as delay units.

, , , and . DAC, page 26:1-26:6. ACM, (2018)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Synthesis-based methodology for high-speed multi-modulus divider., , and . SMACD, page 1-4. IEEE, (2016)PROTON: an automatic place-and-route tool for optical networks-on-chip., , , and . ICCAD, page 138-145. IEEE, (2013)Editorial., , , , and . Microelectron. Reliab., (2016)Semi-Supervised Deep Learning for Microcontroller Performance Screening., , , , , and . ETS, page 1-6. IEEE, (2023)ToPro: A Topology Projector and Waveguide Router for Wavelength-Routed Optical Networks-on-Chip., , , and . ICCAD, page 1-9. IEEE, (2021)Relative-Scheduling-Based High-Level Synthesis for Flow-Based Microfluidic Biochips., , , , and . ICCAD, page 1-9. IEEE, (2021)PSION 2: Optimizing Physical Layout of Wavelength-Routed ONoCs for Laser Power Reduction., , and . ICCAD, page 43:1-43:9. IEEE, (2020)Feeding Hungry Models Less: Deep Transfer Learning for Embedded Memory PPA Models : Special Session., and . MLCAD, page 1-6. IEEE, (2021)Eigenschaftsraumexploration bei der hierarchischen Dimensionierung analoger integrierter Schaltungen., , , and . GI Jahrestagung (1), volume P-67 of LNI, page 334-338. GI, (2005)Area-Efficient Neural Network CD Equalizer for 4×200Gb/s PAM4 CWDM4 Systems., , , , and . OFC, page 1-3. IEEE, (2023)