( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
Low-Power Self Reconfigurable Multiplexer Based Decoder for Adaptive Resolution Flash ADCs.

, , , , , , , и . VLSI Design, стр. 280-285. IEEE Computer Society, (2012)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Chetan Poojari

Chetan Raj Singh

 

Другие публикации лиц с тем же именем

Energy efficient design of CNFET-based multi-digit ternary adders., , и . Microelectron. J., (2018)Design of CNTFET-based Ternary Logic circuits using Low power Encoder., , и . iSES, стр. 142-147. IEEE, (2022)Design Methodologies for Ternary Logic Circuits., и . ISMVL, стр. 192-197. IEEE Computer Society, (2018)A New Design of an N-Bit Reversible Arithmetic Logic Unit., , , , и . ISED, стр. 224-225. IEEE Computer Society, (2014)CNFET based ternary magnitude comparator., , , и . ISCIT, стр. 942-946. IEEE, (2012)Design and Analysis of Reversible Ripple, Prefix and Prefix-Ripple Hybrid Adders., , , , , и . ISVLSI, стр. 225-230. IEEE Computer Society, (2012)Design of Resource Efficient Binary and Floating Point Comparator Using FPGA Primitive Instantiation., и . J. Circuits Syst. Comput., (января 2024)FILA: Fault-Model for Interconnection Links in Application-Specific Network-on-Chip Design., , и . ISCAS, стр. 1-5. IEEE, (2020)A Novel Low Power Ternary Multiplier Design using CNFETs., , и . VLSID, стр. 25-30. IEEE, (2020)Design of Area Optimised, Energy Efficient Quaternary Circuits Using CNTFETs., , , и . iSES, стр. 280-283. IEEE, (2019)