( en | de | ru )

 

Disambiguation of "Maheshwari, Sachin"

Author of the publication

copydeleteadd this publication to your clipboard
Adiabatic flip-flops and sequential circuit design using novel resettable adiabatic buffers.

, , and . ECCTD, page 1-4. IEEE, (2017)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Sachin Arora

Maheshwari Prasad

Sachin Deshmukh

Umesh Maheshwari

Sachin Kinge

 

Other publications of authors with the same name

An Adiabatic Capacitive Artificial Neuron with RRAM-based Threshold Detection for Energy-Efficient Neuromorphic Computing., , , and . CoRR, (2022)Logical effort based power-delay-product optimization., , , and . ICACCI, page 565-569. IEEE, (2014)Adiabatic flip-flops and sequential circuit design using novel resettable adiabatic buffers., , and . ECCTD, page 1-4. IEEE, (2017)Optimal design of flux for submerged arc weld properties based on RSM coupled with GRA and PCA., , , and . Int. J. Manuf. Technol. Manag., 34 (1): 97-109 (2020)A Memristor-based Tuneable Offset Comparator., , , and . NEWCAS, page 1-5. IEEE, (2023)Modelling, simulation and verification of 4-phase adiabatic logic design: A VHDL-Based approach., , and . Integr., (2019)Analysing and Measuring the Performance ofMemristive Integrating Amplifiers., , , , and . CoRR, (2020)Design Flow for Hybrid CMOS/Memristor Systems - Part I: Modeling and Verification Steps., , , , , , , , , and 1 other author(s). IEEE Trans. Circuits Syst. I Regul. Pap., 68 (12): 4862-4875 (2021)Impact of Adiabatic Logic Families on the Power-Clock Generator Energy Efficiency., and . PRIME, page 25-28. IEEE, (2019)An Adiabatic Regenerative Capacitive Artificial Neuron., , , and . ISCAS, page 1-5. IEEE, (2021)