Author of the publication

Fast hierarchical implementation of sequential tree-reweighted belief propagation for probabilistic inference.

, , , , and . FPL, page 1-8. IEEE, (2015)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

No persons found for author name Nurvitadhi, Eriko
add a person with the name Nurvitadhi, Eriko
 

Other publications of authors with the same name

Evaluating The Highly-Pipelined Intel Stratix 10 FPGA Architecture Using Open-Source Benchmarks., , , and . FPT, page 206-213. IEEE, (2018)Design, implementation, and verification of active cache emulator (ACE)., , and . FPGA, page 63-72. ACM, (2006)Recurrent Neural Networks With Column-Wise Matrix-Vector Multiplication on FPGAs., , , , , , , , , and . IEEE Trans. Very Large Scale Integr. Syst., 30 (2): 227-237 (2022)Artisan: a Meta-Programming Approach For Codifying Optimisation Strategies., , , , and . FCCM, page 177-185. IEEE, (2020)A Fast and Flexible FPGA-based Accelerator for Natural Language Processing Neural Networks., , , , , , and . ACM Trans. Archit. Code Optim., 20 (1): 11:1-11:24 (March 2023)Exploiting the Common Case When Accelerating Input-Dependent Stream Processing by FPGA., , , , , and . IEEE Trans. Computers, 72 (5): 1343-1355 (May 2023)Programmable Automotive Headlights., , , , , , and . ECCV (4), volume 8692 of Lecture Notes in Computer Science, page 750-765. Springer, (2014)Fast hierarchical implementation of sequential tree-reweighted belief propagation for probabilistic inference., , , , and . FPL, page 1-8. IEEE, (2015)Active Cache Emulator., , and . IEEE Trans. Very Large Scale Integr. Syst., 16 (3): 229-240 (2008)ProtoFlex: Towards Scalable, Full-System Multiprocessor Simulations Using FPGAs., , , , , and . ACM Trans. Reconfigurable Technol. Syst., 2 (2): 15:1-15:32 (2009)