( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
Edge Inference Engine for Deep & Random Sparse Neural Networks with 4-bit Cartesian-Product MAC Array and Pipelined Activation Aligner.

, , , , , , и . HCS, стр. 1-21. IEEE, (2021)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Hiroki Takahashi

Hiroki Kawamura

Yasuji Nakahara

Hiroki Sumizawa

 

Другие публикации лиц с тем же именем

LUT Cascades Based on Edge-Valued Multi-Valued Decision Diagrams: Application to Packet Classification., , , и . IEEE J. Emerg. Sel. Topics Circuits Syst., 6 (1): 73-86 (2016)Implementations of Reconfigurable Logic Arrays on FPGAs., и . FPT, стр. 217-223. IEEE, (2007)A virus scanning engine using a parallel finite-input memory machine and MPUs., , , и . FPL, стр. 635-639. IEEE, (2009)A packet classifier using LUT cascades based on EVMDDS (k)., , и . FPL, стр. 1-6. IEEE, (2013)An FPGA-Based Low-Latency Accelerator for Randomly Wired Neural Networks., и . FPL, стр. 298-303. IEEE, (2020)Tiny On-Chip Memory Realization of Weight Sparseness Split-CNNs on Low-end FPGAs., , и . FCCM, стр. 229. IEEE, (2020)High-Throughput Convolutional Neural Network on an FPGA by Customized JPEG Compression., , и . FCCM, стр. 1-9. IEEE, (2020)Filter-Wise Pruning Approach to FPGA Implementation of Fully Convolutional Network for Semantic Segmentation., , и . ARC, том 11444 из Lecture Notes in Computer Science, стр. 371-386. Springer, (2019)Demonstration of Object Detection for Event-Driven Cameras on FPGAs and GPUs., , и . FPL, стр. 461-462. IEEE Computer Society, (2018)The Parallel Sieve Method for a Virus Scanning Engine., , , и . DSD, стр. 809-816. IEEE Computer Society, (2009)