( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
Integrated interlayer via planning and pin assignment for 3D ICs.

, , , и . SLIP, стр. 99-104. ACM, (2009)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Kang-hun Hong

Xin Hong

Moon-Shin Hong

Jung-soo Hong

Youn-Ho Hong

 

Другие публикации лиц с тем же именем

Performance and RLC crosstalk driven global routing., , , , , и . ISCAS (5), стр. 65-68. IEEE, (2004)Shielding Area Optimization Under the Solution of Interconnect Crosstalk., , , и . J. Comput. Sci. Technol., 20 (6): 901-906 (2005)Algorithm for yield driven correction of layout., , , и . ISCAS (5), стр. 241-245. IEEE, (2004)Shielding area optimization under the solution of interconnect crosstalk., , , , , и . ISCAS (5), стр. 297-300. IEEE, (2004)Clock-Tree Aware Placement Based on Dynamic Clock-Tree Building., , , и . ISCAS, стр. 2040-2043. IEEE, (2007)Thermal Impacts of Leakage Power in 2D/3D floorplanning., , , и . Journal of Circuits, Systems, and Computers, 19 (7): 1483-1495 (2010)Simultaneous slack budgeting and retiming for synchronous circuits optimization., , , и . ASP-DAC, стр. 49-54. IEEE, (2010)PS-FPG: pattern selection based co-design of floorplan and power/ground network with wiring resource optimization., , , , и . ASP-DAC, стр. 769-774. IEEE, (2010)Partitioning-based decoupling capacitor budgeting via sequence of linear programming., , , и . Integr., 40 (4): 516-524 (2007)An efficient hierarchical timing-driven Steiner tree algorithm for global routing., , , , и . Integr., 35 (2): 69-84 (2003)