( en | de | ru )

 

Disambiguation of "Weiser, Uri C."

Author of the publication

copydeleteadd this publication to your clipboard
Nahalal: Cache Organization for Chip Multiprocessors.

, , , and . IEEE Comput. Archit. Lett., 6 (1): 21-24 (2007)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Uri Oz

Uri Iurgel

Uri Zilbersheid

Uri Schachtel

Katrin Uri

 

Other publications of authors with the same name

Thanks for Nothing: Predicting Zero-Valued Activations with Lightweight Convolutional Neural Networks., , , and . ECCV (10), volume 12355 of Lecture Notes in Computer Science, page 234-250. Springer, (2020)Post-Training BatchNorm Recalibration., and . CoRR, (2020)Low-Complexity Policies for Energy-Performance Tradeoff in Chip-Multi-Processors., , and . IEEE Trans. Very Large Scale Integr. Syst., 16 (9): 1243-1248 (2008)Task Scheduling Based On Thread Essence and Resource Limitations., , and . J. Comput., 7 (1): 53-64 (2012)Scheduling Multiple Multithreaded Applications on Asymmetric and Symmetric Chip Multiprocessors., , and . PAAP, page 65-72. IEEE Computer Society, (2010)Memristor-based IMPLY logic design procedure., , , and . ICCD, page 142-147. IEEE Computer Society, (2011)Non-Blocking Simultaneous Multithreading: Embracing the Resiliency of Deep Neural Networks., and . MICRO, page 256-269. IEEE, (2020)Memristor-Based Material Implication (IMPLY) Logic: Design Principles and Methodologies., , , , , and . IEEE Trans. Very Large Scale Integr. Syst., 22 (10): 2054-2066 (2014)Resistive Address Decoder., , and . IEEE Comput. Archit. Lett., 16 (2): 141-144 (2017)Performance, power efficiency and scalability of asymmetric cluster chip multiprocessors., , , , and . IEEE Comput. Archit. Lett., 5 (1): 14-17 (2006)