Author of the publication

Analysis and Design of Configurable LNAs in Feedback Common-Gate Topologies.

, , , and . IEEE Trans. Circuits Syst. II Express Briefs, 55-II (8): 733-737 (2008)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

A low power/noise emission LTE fully class A/B transmitter with a programmable output balun., , and . ICECS, page 802-805. IEEE, (2014)Highly linear TIA for SAW-less FDD receivers., , and . A-SSCC, page 117-120. IEEE, (2016)Exact Design of High-frequency SC Circuits with Low-gain Op Amps., , and . ISCAS, page 1014-1017. IEEE, (1993)Implementation of a CMOS LNA plus mixer for GPS applications with no external components., , , and . IEEE Trans. Very Large Scale Integr. Syst., 9 (1): 100-104 (2001)A low-voltage topology for CMOS RF mixers., , , and . IEEE Trans. Consumer Electron., 45 (2): 299-309 (1999)A Dither-Less All Digital PLL for Cellular Transmitters., , , , and . IEEE J. Solid State Circuits, 47 (8): 1908-1920 (2012)A 400-μW IoT Low-IF Voltage-Mode Receiver Front-End With Charge-Sharing Complex Filter., , , and . IEEE J. Solid State Circuits, 57 (7): 1957-1967 (2022)A 3-V 5.4-mW BiCMOS track & hold circuit with sampling frequency up to 150 MHz., , and . IEEE J. Solid State Circuits, 32 (7): 926-932 (1997)Two-Dimensions Vernier Time-to-Digital Converter., , and . IEEE J. Solid State Circuits, 45 (8): 1504-1512 (2010)A 1.3 GHz low-phase noise fully tunable CMOS LC VCO., , and . IEEE J. Solid State Circuits, 35 (3): 356-361 (2000)