Author of the publication

Fully integrated, high performance triple SD PLL (2.2Ghz to 4.4Ghz) with minimized interaction.

, , , , , , , and . ESSCIRC, page 366-369. IEEE, (2008)