Author of the publication

An 8-GHz Octa-Phase Clock Corrector with Phase and Duty-Cycle Correction in 40-nm CMOS.

, , , , and . MWSCAS, page 1005-1009. IEEE, (2023)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

A 14-28 Gb/s Reference-less Baud-rate CDR with Integrator-based Stochastic Phase and Frequency Detector., , , and . ISCAS, page 1-5. IEEE, (2023)6.5 A 6.4-to-32Gb/s 0.96pJ/b Referenceless CDR Employing ML-Inspired Stochastic Phase-Frequency Detection Technique in 40nm CMOS., , , and . ISSCC, page 124-126. IEEE, (2020)A 50-Gb/s PAM-4 Receiver With Adaptive Phase-Shifting CDR in 28-nm CMOS., , , , , and . IEEE Trans. Circuits Syst. I Regul. Pap., 71 (8): 3550-3560 (August 2024)0.41-pJ/b/dB Asymmetric Simultaneous Bidirectional Transceivers With PAM-4 Forward and PAM-2 Back Channels for 5-m Automotive Camera Link., , , , , and . VLSI Technology and Circuits, page 30-31. IEEE, (2022)A Sequential Two-step Algorithm For DC Offset Cancellation of PAM-4 Receiver., , , and . ISOCC, page 379-380. IEEE, (2021)0.37-pJ/b/dB PAM-4 Transmitter and Adaptive Receiver with Fixed Data and Threshold Levels for 12-m Automotive Camera Link., , , , , , and . ESSCIRC, page 475-478. IEEE, (2021)A Stochastic Variable Gain Amplifier Adaptation for PAM-4 signaling., , , and . ISOCC, page 49-50. IEEE, (2021)An 8-GHz Octa-Phase Clock Corrector with Phase and Duty-Cycle Correction in 40-nm CMOS., , , , and . MWSCAS, page 1005-1009. IEEE, (2023)