( en | de | ru )

 

Disambiguation of "Huang, Li-Da"

Author of the publication

copydeleteadd this publication to your clipboard
Simultaneous power supply planning and noise avoidance in floorplan design.

, , , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 24 (4): 578-587 (2005)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Da Li

Li Huang

Li Huang

Li Huang

Li Huang

 

Other publications of authors with the same name

Efficient and optimal post-layout double-cut via insertion by network relaxation and min-cost maximum flow., , , and . ACM Great Lakes Symposium on VLSI, page 359-362. ACM, (2008)I/O Clustering in Design Cost and Performance Optimization for Flip-Chip Design., , , , and . ICCD, page 562-567. IEEE Computer Society, (2004)A Polynomial Time Optimal Diode Insertion/Routing Algorithm for Fixing Antenna Problem., , , , and . DATE, page 470-475. IEEE Computer Society, (2002)A stochastic-based efficient critical area extractor on OpenAccess platform., , , and . ACM Great Lakes Symposium on VLSI, page 197-202. ACM, (2009)Floorplanning with power supply noise avoidance., , , , and . ASP-DAC, page 427-430. ACM, (2003)Maze Routing with Buffer Insertion under Transition Time Constraints., , , and . DATE, page 702-707. IEEE Computer Society, (2002)Global Wire Bus Configuration with Minimum Delay Uncertainty., , and . DATE, page 10050-10055. IEEE Computer Society, (2003)Optical proximity correction (OPC): friendly maze routing., and . DAC, page 186-191. ACM, (2004)Explicit gate delay model for timing evaluation., , , , , , and . ISPD, page 32-38. ACM, (2003)Using power gating techniques in area-array SoC floorplan design., , , , , and . SoCC, page 233-236. IEEE, (2007)