( en | de | ru )

 

Disambiguation of "Fukuyama, Hiroyuki"

Author of the publication

copydeleteadd this publication to your clipboard
Effects of Preamplifier Nonlinearity on PMD Equalization with Electronic Dispersion Compensation for 43G DQPSK.

, , , and . IEICE Trans. Electron., 94-C (7): 1187-1192 (2011)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Hiroyuki Tan

Hiroyuki Kobayashi

Hiroyuki Okamuro

Hiroyuki Takada

Hiroyuki Isobe

 

Other publications of authors with the same name

Proof of Authenticity of Logistics Information with Passive RFID Tags and Blockchain., , , , , , and . CoRR, (2020)Wide dynamic range transimpedance amplifier IC for 100-G DP-QPSK optical links using 1-µm InP HBTs., , , , , and . IEICE Electron. Express, 9 (12): 1012-1017 (2012)A 15.1-mW 6-GS/s 6-bit Single-Channel Flash ADC With Selectively Activated 8× Time-Domain Latch Interpolation., , , and . IEEE J. Solid State Circuits, 56 (2): 455-464 (2021)Effects of Preamplifier Nonlinearity on PMD Equalization with Electronic Dispersion Compensation for 43G DQPSK., , , and . IEICE Trans. Electron., 94-C (7): 1187-1192 (2011)Photoreceiver module using an InP HEMT transimpedance amplifier for over 40 gb/s., , , , , , and . IEEE J. Solid State Circuits, 39 (10): 1690-1696 (2004)Sampling phase detector using a resonant tunneling high electron mobility transistor for microwave phase-locked oscillators., , , , , and . IEEE Trans. Very Large Scale Integr. Syst., 6 (1): 39-42 (1998)Study of a PMD Tolerance Extension by InP HBT Analog EDC IC without Adaptive Control in 43G DQPSK Transmission., , , and . IEICE Trans. Electron., 93-C (5): 573-578 (2010)A Summer-Embedded Sense Amplifier for High-Speed Decision Feedback Equalizer., , , and . IEICE Trans. Fundam. Electron. Commun. Comput. Sci., 101-A (11): 1949-1951 (2018)A 39-to-45-Gbit/s multi-data-rate clock and data recovery circuit with a robust lock detector., , , , , , , , , and 1 other author(s). IEEE J. Solid State Circuits, 39 (8): 1361-1365 (2004)A Low Input Referred Noise and Low Crosstalk Noise 25 Gb/s Transimpedance Amplifier with Inductor-Less Bandwidth Compensation., , , , , , and . A-SSCC, page 69-72. IEEE, (2018)