Author of the publication

Capacitor mismatch error cancellation technique for a successive approximation A/D converter.

, , , , and . ISCAS (2), page 326-329. IEEE, (1999)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

An 8.1 mW, 82 dB delta-sigma ADC with 1.9 MHz BW and -98 dB THD., , and . CICC, page 93-96. IEEE, (2008)A compressed-sensing sensor-on-chip incorporating statistics collection to improve reconstruction performance., , , , , , and . CICC, page 1-4. IEEE, (2015)Switched-capacitor track-and-hold amplifier with low sensitivity to op-amp imperfections., and . ISCAS, IEEE, (2006)A Segmented Data-Weighted-Averaging Technique., and . ISCAS, page 481-484. IEEE, (2007)Mixed-Order Sturdy MASH Delta-Sigma Modulator., , , and . ISCAS, page 257-260. IEEE, (2007)High-Linearity Calibration of Low-Resolution Digital-to-Analog Converters., , , , and . ISCAS, page 345-348. IEEE, (1994)A tunable duty-cycle-controlled switched-R-MOSFET-C CMOS filter for low-voltage and high-linearity applications., , , and . ISCAS (1), page 433-436. IEEE, (2004)A new zero-optimization scheme for noise-coupled ΔΣ ADCs., , and . ISCAS, page 2163-2166. IEEE, (2010)Buck-boost switched-capacitor DC-DC voltage regulator using delta-sigma control loop., , , , and . ISCAS (4), page 743-746. IEEE, (2002)Low-Distortion Wideband Delta-Sigma ADCs With Shifted Loop Delays., , , and . IEEE Trans. Circuits Syst. I Regul. Pap., 62-I (2): 376-384 (2015)