( en | de | ru )

 

Disambiguation of "Chakrabarty, Krishnendu"

Author of the publication

copydeleteadd this publication to your clipboard
CoSyn: Efficient single-cell analysis using a hybrid microfluidic platform.

, , and . DATE, page 1673-1678. IEEE, (2017)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Krishnendu Mukherjee

Koushik Chakrabarty

Arnab Chakrabarty

Sayan Chakrabarty

Shyamal Chakrabarty

 

Other publications of authors with the same name

Mathematical Modeling of Intellectual Property Protection Using Partially-Mergeable Cores., , , and . PDPTA, CSREA Press, (2000)Multi-site test optimization for multi-Vdd SoCs using space- and time- division multiplexing., , , , and . DATE, page 1-6. European Design and Automation Association, (2014)Wrapper/TAM co-optimization, constraint-driven test scheduling, and tester data volume reduction for SOCs., , and . DAC, page 685-690. ACM, (2002)Digital Microfluidic Biochips: Towards Functional Diversity, More than Moore, and Cyberphysical Integration.. ACM Great Lakes Symposium on VLSI, page 1. ACM, (2015)Digital microfluidic biochips: functional diversity, more than moore, and cyberphysical systems., , and . CODES+ISSS, page 377-378. ACM, (2011)Cross-contamination avoidance for droplet routing in digital microfluidic biochips., and . DATE, page 1290-1295. IEEE, (2009)Authentication of sensor network flooding based on neighborhood cooperation., and . WCNC, page 665-670. IEEE, (2006)Test Bus Sizing for System-on-a-Chip., and . IEEE Trans. Computers, 51 (5): 449-459 (2002)Synterface: Efficient Chip-to-World Interfacing for Flow-Based Microfluidic Biochips Using Pin-Count Minimization., , and . ACM Trans. Embed. Comput. Syst., 18 (5s): 54:1-54:21 (2019)Contactless Pre-Bond TSV Test and Diagnosis Using Ring Oscillators and Multiple Voltage Levels., and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 33 (5): 774-785 (2014)