Author of the publication

Compositional Reasoning for Shared-Variable Concurrent Programs.

, , , , , , and . FM, volume 10951 of Lecture Notes in Computer Science, page 523-541. Springer, (2018)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

An Event-based Compositional Reasoning Approach for Concurrent Reactive Systems., , , and . CoRR, (2018)Model Checking C Programs with Dynamic Memory Allocation., , and . COMPSAC, page 219-226. IEEE Computer Society, (2008)An Executable Formalisation of the SPARCv8 Instruction Set Architecture: A Case Study for the LEON3 Processor., , , , and . FM, volume 9995 of Lecture Notes in Computer Science, page 388-405. (2016)Event-based formalization of safety-critical operating system standards: An experience report on ARINC 653 using Event-B., , , and . ISSRE, page 281-292. IEEE Computer Society, (2015)Rely-Guarantee Reasoning About Concurrent Memory Management in Zephyr RTOS., and . CAV (2), volume 11562 of Lecture Notes in Computer Science, page 515-533. Springer, (2019)Verifying FreeRTOS' Cyclic Doubly Linked List Implementation: From Abstract Specification to Machine Code., , , , and . ICECCS, page 120-129. IEEE Computer Society, (2015)CSimpl: A Rely-Guarantee-Based Framework for Verifying Concurrent Programs., , , , , and . TACAS (1), volume 10205 of Lecture Notes in Computer Science, page 481-498. (2017)Towards Model Checking C Code with OPEN/CÆSAR., , and . MSVVEIS, page 198-201. INSTICC Press, (2006)Extending CADP for Analyzing C Code., , and . MSVVEIS, page 104-113. INSTICC PRESS, (2007)VeriFormal: An Executable Formal Model of a Hardware Description Language., , and . SG-CRC, volume 15 of Cryptology and Information Security Series, page 19-36. IOS Press, (2017)