Author of the publication

Error Correction Code Algorithm and Implementation Verification Using Symbolic Representations.

, , , and . FMCAD, page 151-159. IEEE, (2022)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

No persons found for author name Kaivola, Roope
add a person with the name Kaivola, Roope
 

Other publications of authors with the same name

Compositional Model Checking for Linear-Time Temporal Logic.. CAV, volume 663 of Lecture Notes in Computer Science, page 248-259. Springer, (1992)Formal verification of the Pentium(R) 4 multiplier., and . HLDVT, page 115-120. IEEE Computer Society, (2001)Axiomatising Extended Computation Tree Logic.. CAAP, volume 1059 of Lecture Notes in Computer Science, page 87-101. Springer, (1996)Formal Verification of Pentium® 4 Components with Symbolic Simulation and Inductive Invariants.. CAV, volume 3576 of Lecture Notes in Computer Science, page 170-184. Springer, (2005)Intel CoreTM i7 Processor Execution Engine Validation in a Functional Language Based Formal Framework.. PADL, volume 6539 of Lecture Notes in Computer Science, page 1. Springer, (2011)Hardware Security Leak Detection by Symbolic Simulation., and . FMCAD, page 34-41. IEEE, (2021)Using Truth-Preserving Reductions to Improve the Clarity of Kripke-Models., and . CONCUR, volume 527 of Lecture Notes in Computer Science, page 361-375. Springer, (1991)Formal verification of iterative algorithms in microprocessors., , , , and . DAC, page 201-206. ACM, (2000)Proof engineering in the large: formal verification of Pentium?4 floating-point divider., and . Int. J. Softw. Tools Technol. Transf., 4 (3): 323-334 (2003)Divider Circuit Verification with Model Checking and Theorem Proving., and . TPHOLs, volume 1869 of Lecture Notes in Computer Science, page 338-355. Springer, (2000)