( en | de | ru )

 

Disambiguation of "Sousa, Leonel"

Author of the publication

copydeleteadd this publication to your clipboard
A Run-time Reconfigurable Processor for Video Motion Estimation.

, and . FPL, page 726-729. IEEE, (2007)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Leonel Tedesco

Carlos Sousa

Gideon Sousa

Ágabo Borges de Sousa

Maria Constança Dias Urbano Sousa

 

Other publications of authors with the same name

GPU-assisted HEVC intra decoder., , , and . J. Real-Time Image Processing, 12 (2): 531-547 (2016)Configurable Embedded Core for Controlling Electro-Mechanical Systems., and . ARC, volume 3985 of Lecture Notes in Computer Science, page 18-23. Springer, (2006)Preface.. Euro-Par Workshops, volume 6043 of Lecture Notes in Computer Science, page 69-70. Springer, (2009)An improved RNS generator 2n +/- k based on threshold logic., , , and . VLSI-SoC, page 119-124. IEEE, (2010)A Multifunctional Unit for Designing Efficient RNS-Based Datapaths., , , and . IEEE Access, (2017)Collaborative inter-prediction on CPU+GPU systems., , , and . ICIP, page 1228-1232. IEEE, (2014)Multiobjective Frog-Leaping Optimization for the Study of Ancestral Relationships in Protein Data., , and . IEEE Trans. Evol. Comput., 22 (6): 879-893 (2018)RNS Reverse Converters for Moduli Sets With Dynamic Ranges up to (8n+1)-bit., , and . IEEE Trans. Circuits Syst. I Regul. Pap., 60-I (6): 1487-1500 (2013)MRC-Based RNS Reverse Converters for the Four-Moduli Sets 2n+1, 2n-1, 2n, 22n+1-1 and 2n+1, 2n-1, 22n, 22n+1-1., and . IEEE Trans. Circuits Syst. II Express Briefs, 59-II (4): 244-248 (2012)Randomised multi-modulo residue number system architecture for double-and-add to prevent power analysis side channel attacks., , , and . IET Circuits Devices Syst., 7 (5): 283-293 (2013)