Author of the publication

A Configurable Floating-Point Multiple-Precision Processing Element for HPC and AI Converged Computing.

, , , , , , , , and . IEEE Trans. Very Large Scale Integr. Syst., 30 (2): 213-226 (2022)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Reconfigurable Clock Networks for Wide Voltage Scaling., , and . IEEE J. Solid State Circuits, 54 (9): 2622-2631 (2019)Laser Voltage Probing Attack Detection With 100% Area/Time Coverage at Above/Below the Bandgap Wavelength and Fully-Automated Design., , , and . IEEE J. Solid State Circuits, 58 (10): 2919-2930 (October 2023)Voltage Reference With Corner-Aware Replica Selection/Merging for 1.4-mV Accuracy in Harvested Systems Down to 3.9 pW, 0.2 V., , , , , and . IEEE Access, (2023)Body-Coupled Power Transceiver with Node-Specific Body-Area Powering., , , , , , , , , and . ESSCIRC, page 423-426. IEEE, (2021)BatDrone: A 9.83M-focal-points/s 7.76µs-Latency Ultrasound Imaging System with On-Chip Per-Voxel RX Beamfocusing for 7m-Range Drone Applications., , , , , , , , , and 5 other author(s). ISSCC, page 492-494. IEEE, (2022)Transistor sizing strategy for simultaneous energy-delay optimization in CMOS buffers., , and . ISCAS, page 1-4. IEEE, (2017)Dynamically Adaptable Pipeline for Energy-Efficient Microarchitectures Under Wide Voltage Scaling., , and . IEEE J. Solid State Circuits, 53 (2): 632-641 (2018)Trimming-Less Voltage Reference for Highly Uncertain Harvesting Down to 0.25 V, 5.4 pW., , , , , and . IEEE J. Solid State Circuits, 56 (10): 3134-3144 (2021)Body-Area Powering With Human Body-Coupled Power Transmission and Energy Harvesting ICs., , , , , and . IEEE Trans. Biomed. Circuits Syst., 14 (6): 1263-1273 (2020)A 10-Mbps 119.2-pJ/bit Software Defined Body Channel Transceiver Employing a CCII-based PGA and a 2.5-bit/cycle ADC in 180-nm CMOS., , , , , , , , and . ICTA, page 206-207. IEEE, (2021)