Author of the publication

Evaluation of Temporal-Spatial Voltage Scaling for Processor-Like Reconfigurable Architectures

, , , , and . Proceedings of the Euro DesignCon, (2005)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Execution Schemes for Dynamically Reconfigurable Architectures, , , , , and . Workshop on Synthesis And System Integration of Mixed Information technologies (SASIMI), (2006)Evaluation of Temporal-Spatial Voltage Scaling for Processor-Like Reconfigurable Architectures, , , , and . Proceedings of the Euro DesignCon, (2005)CRC-Concepts and Evaluation of Processor-Like Reconfigurable Archtitectures, , , , and . Information Technology, (2007)A Bond-Graph Metamodel., , , and . FACS, volume 12018 of Lecture Notes in Computer Science, page 87-105. Springer, (2019)Runtime Verification of Learning Properties for Reinforcement Learning Algorithms., and . FMAS@iFM, volume 395 of EPTCS, page 205-219. (2023)Efficient Mapping and Functional Verification of Parallel Algorithms on a Multi-Context Reconfigurable Architecture, , , , , , and . Proceedings of the International Conference on Architecture of Computing Systems - Workshop on Dynamically Reconfigurable Systems (DRS), (2007)Integral AI-based planning for management of WSNs in military operations., , , and . ICTAI, page 341-348. IEEE, (2023)A link layer protocol for quantum networks., , , , , , , , , and 2 other author(s). SIGCOMM, page 159-173. ACM, (2019)Model-based Design of Self-adapting Networked Signal Processing Systems., , , and . SASO, page 41-50. IEEE Computer Society, (2013)A Fast IP-Core Integration Methodology for SoC Design., , , , and . SBCCI, page 131-136. IEEE Computer Society, (2003)