Author of the publication

Tracing Hardware Monitors in the GR712RC Multicore Platform: Challenges and Lessons Learnt from a Space Case Study.

, , , , , , and . ECRTS, volume 165 of LIPIcs, page 15:1-15:25. Schloss Dagstuhl - Leibniz-Zentrum für Informatik, (2020)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Enabling SMT for real-time embedded systems., , , , , and . EUSIPCO, page 1341-1344. IEEE, (2004)An Analyzable Memory Controller for Hard Real-Time CMPs., , , and . IEEE Embed. Syst. Lett., 1 (4): 86-90 (2009)Feasibility of QoS for SMT., , , , , and . Euro-Par, volume 3149 of Lecture Notes in Computer Science, page 535-540. Springer, (2004)Kilo-Instruction Processors: Overcoming the Memory Wall., , , , , , and . IEEE Micro, 25 (3): 48-57 (2005)Timing Verification of Fault-Tolerant Chips for Safety-Critical Applications in Harsh Environments., , , , and . IEEE Micro, 34 (6): 8-19 (2014)Safety-Related Challenges and Opportunities for GPUs in the Automotive Domain., , , , , and . IEEE Micro, 38 (6): 46-55 (2018)Fitting Software Execution-Time Exceedance into a Residual Random Fault in ISO-26262., , , , , , and . IEEE Trans. Reliab., 67 (3): 1314-1327 (2018)Uncertainty Management in Dependable and Intelligent Embedded Software., , and . Computer, 56 (3): 114-117 (March 2023)Thread Assignment in Multicore/Multithreaded Processors: A Statistical Approach., , , , , , , , and . IEEE Trans. Computers, 65 (1): 256-269 (2016)Increasing the Reliability of Software Timing Analysis for Cache-Based Processors., , , and . IEEE Trans. Computers, 68 (6): 836-851 (2019)