Author of the publication

SPARE: Spiking Neural Network Acceleration Using ROM-Embedded RAMs as In-Memory-Computation Primitives.

, , and . IEEE Trans. Computers, 68 (8): 1190-1200 (2019)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Xcel-RAM: Accelerating Binary Neural Networks in High-Throughput SRAM Compute Arrays., , , , , , and . IEEE Trans. Circuits Syst. I Regul. Pap., 66-I (8): 3064-3076 (2019)FALCON: Feature Driven Selective Classification for Energy-Efficient Image Recognition., , , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 36 (12): 2017-2029 (2017)Incremental Learning in Deep Convolutional Neural Networks Using Partial Network Sharing., , and . IEEE Access, (2020)Structured Compression and Sharing of Representational Space for Continual Learning., , , and . CoRR, (2020)SPARE: Spiking Networks Acceleration Using CMOS ROM-Embedded RAM as an In-Memory-Computation Primitive., , and . CoRR, (2017)PANTHER: A Programmable Architecture for Neural Network Training Harnessing Energy-Efficient ReRAM., , , , , , , , , and . IEEE Trans. Computers, 69 (8): 1128-1142 (2020)Cross-Layer Design Exploration for Energy-Quality Tradeoffs in Spiking and Non-Spiking Deep Artificial Neural Networks., , , and . IEEE Trans. Multi Scale Comput. Syst., 4 (4): 613-623 (2018)In-Memory Computing in Emerging Memory Technologies for Machine Learning: An Overview., , , , and . DAC, page 1-6. IEEE, (2020)Resistive Crossbars as Approximate Hardware Building Blocks for Machine Learning: Opportunities and Challenges., , , , , , , , and . Proc. IEEE, 108 (12): 2276-2310 (2020)HyperX: A Hybrid RRAM-SRAM partitioned system for error recovery in memristive Xbars., , , , , and . DATE, page 88-91. IEEE, (2022)