( en | de | ru )

 

Disambiguation of "Jeong, Deog-Kyoon"

Author of the publication

copydeleteadd this publication to your clipboard
Monotonic Wide-Range Digitally Controlled Oscillator Compensated for Supply Voltage Variation.

, , and . IEEE Trans. Circuits Syst. II Express Briefs, 55-II (10): 1036-1040 (2008)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Su-Jeong Jeong

Wonrae Jeong

Hyung-Gon Jeong

Hang-Kyun Jeong

Chang-Kyo Jeong

 

Other publications of authors with the same name

A theoretical analysis of phase shift in pulse injection-locked oscillators., , , , , and . ISCAS, page 1662-1665. IEEE, (2016)A 10-Gb/s, 0.03-mm2, 1.28-pJ/bit Half-Rate All-Digital Injection-Locked Clock and Data Recovery with Maximum Timing-Margin Tracking Loop., , , , and . A-SSCC, page 73-76. IEEE, (2018)A 27.1 mW, 7.5-to-11.1 Gb/s single-loop referenceless CDR with direct Up/dn control., , and . CICC, page 1-4. IEEE, (2017)A Capacitor-Coupled Offset-Canceled Sense Amplifier for DRAMs With Reduced Variation of Decision Threshold Voltage., , , , , and . IEEE J. Solid State Circuits, 55 (8): 2219-2227 (2020)A 10-Gb/s, 0.03-mm2, 1.28-pJ/bit Half-Rate Injection-Locked CDR With Path Mismatch Tracking Loop in a 28-nm CMOS Technology., , , , , and . IEEE J. Solid State Circuits, 54 (10): 2812-2822 (2019)A 0.3-1.4 GHz All-Digital Fractional-N PLL With Adaptive Loop Gain Controller., , , , and . IEEE J. Solid State Circuits, 45 (11): 2300-2311 (2010)A Programmable On-Chip Reference Oscillator With Slow-Wave Coplanar Waveguide in 14-nm FinFET CMOS., , , , , , and . IEEE Trans. Circuits Syst. II Express Briefs, 67-II (10): 1834-1838 (2020)A 48 Gb/s PAM-4 Transmitter With 3-Tap FFE Based on Double-Shielded Coplanar Waveguide in 65-nm CMOS., , , and . IEEE Trans. Circuits Syst. II Express Briefs, 67-II (9): 1569-1573 (2020)An all-analog multiphase delay-locked loop using a replica delay line for wide-range operation and low-jitter performance., , , , and . IEEE J. Solid State Circuits, 35 (3): 377-384 (2000)A 2.4-GHz 0.25-μm CMOS dual-mode direct-conversion transceiver for bluetooth and 802.11b., , , , , , , , , and 2 other author(s). IEEE J. Solid State Circuits, 39 (7): 1185-1190 (2004)