Author of the publication

Experimental Realization of a Reconfigurable Three Input, One Output Logic Function Based on a Chaotic Circuit.

, , , and . Int. J. Bifurc. Chaos, 20 (3): 715-726 (2010)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

MTTR reduction of FPGA scrubbing: Exploring SEU sensitivity., , , and . Microprocess. Microsystems, (2023)Experimental Realization of a Reconfigurable Three Input, One Output Logic Function Based on a Chaotic Circuit., , , and . Int. J. Bifurc. Chaos, 20 (3): 715-726 (2010)PR3: A system For radio-interferometry and radiation measurement on sounding rockets., , , , , , , , , and 9 other author(s). Microprocess. Microsystems, (2020)Power-performance optimization using fuzzy control of simultaneous supply voltage and body biasing scaling., and . ICECS, page 281-284. IEEE, (2010)Special issue on cyber-physical systems design and applications related to DSD2018., and . Microprocess. Microsystems, (2020)Dynamic voltage scaling based on supply current tracking using fuzzy Logic controller., and . ICECS, page 779-782. IEEE, (2009)Sliding-Mode Control to Compensate PVT Variations in dual core systems., , and . DATE, page 1048-1053. IEEE, (2012)A Generic Methodology to Compute Design Sensitivity to SEU in SRAM-Based FPGA., , , , and . DSD, page 221-228. IEEE Computer Society, (2018)Fuzzy-Controlled Voltage Scaling Based on Supply Current Tracking., and . IEEE Trans. Computers, 62 (12): 2397-2410 (2013)Fault Tolerant FPGAs: Where to Spend the Effort?, , , and . DSD, page 651-654. IEEE, (2019)