( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
Design and implementation of homogeneous multi-core system.

, , , и . ASICON, стр. 788-791. IEEE, (2017)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Kun Song

Yu Song

Yu Song

Yü-kun An

Yü-kun An

 

Другие публикации лиц с тем же именем

Design and performance evaluation of a 2D-mesh Network on Chip prototype using FPGA., , , , , и . APCCAS, стр. 1264-1267. IEEE, (2008)A low power consumption, high speed Op-amp for a 10-bit 100MSPS parallel pipeline ADC., , , , и . APCCAS, стр. 818-821. IEEE, (2008)Design and implementation of homogeneous multi-core system., , , и . ASICON, стр. 788-791. IEEE, (2017)VLSI Architecture of Video Post-Processing System for MPEG/H.26X., , , , и . NCM, стр. 1520-1525. IEEE Computer Society, (2009)Study on the Multi-pipeline Reconfigurable Computing System., , и . CSSE (4), стр. 122-125. IEEE Computer Society, (2008)978-0-7695-3336-0.Performance analysis for matrix-multiplication based on an heterogeneous multi-core SoC., , , и . ASICON, стр. 1-4. IEEE, (2015)Scalability Study on Mesh Based Network on Chip., , , , , и . PACIIA (2), стр. 681-685. IEEE Computer Society, (2008)978-0-7695-3490-9.A technique of automatic monitor generation based on FSM., , , и . APCCAS, стр. 1775-1778. IEEE, (2008)A chain-multiplier for large scale matrix multiplication., , и . ASICON, стр. 792-795. IEEE, (2017)A low-latency DMM-1 encoder for 3D-HEVC., , , , , , и . J. Real Time Image Process., 17 (3): 691-702 (2020)