Author of the publication

A jointed mode detection and symbol detection scheme for DVB-T.

, , and . IEEE Trans. Consumer Electronics, 54 (2): 336-341 (2008)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

A 12.5 Gbps CMOS input sampler for serial link receiver front end., , and . ISCAS (2), page 1055-1058. IEEE, (2005)An embedded DSP core for wireless communication., , , , and . ISCAS (4), page 524-527. IEEE, (2002)An ultra-low voltage hearing aid chip using variable-latency design technique., , , , , and . ISCAS, page 2543-2546. IEEE, (2014)4/2 PAM serial link transmitter with tunable pre-emphasis., , , and . ISCAS (1), page 952-958. IEEE, (2004)A low-power charge sharing hierarchical bitline and voltage-latched sense amplifier for SRAM macro in 28 nm CMOS technology., , , , , and . SoCC, page 160-164. IEEE, (2014)Low-Power Embedded DSP Core for Communication Systems., , , , and . EURASIP J. Adv. Signal Process., 2003 (13): 1355-1370 (2003)Low Complexity Formant Estimation Adaptive Feedback Cancellation for Hearing Aids Using Pitch Based Processing., , , , , and . IEEE ACM Trans. Audio Speech Lang. Process., 22 (8): 1248-1259 (2014)A Varactor-Based All-Digital Multi-Phase PLL with Random-Sampling Spur Suppression Techniques., , , , , and . IEICE Trans. Electron., 99-C (4): 481-490 (2016)A Near-Threshold Cell-Based All-Digital PLL with Hierarchical Band-Selection G-DCO for Fast Lock-In and Low-Power Applications., , and . IEICE Trans. Electron., 98-C (8): 882-891 (2015)A 10-Gb/s, 1.24 pJ/bit, Burst-Mode Clock and Data Recovery With Jitter Suppression., , , , , and . IEEE Trans. Circuits Syst. I Regul. Pap., 62-I (3): 743-751 (2015)