( en | de | ru )

 

Disambiguation of "Cavus, Enver"

Author of the publication

copydeleteadd this publication to your clipboard
FPGA implementation of symbol timing synchronization for OFDM systems.

, , , , , , , and . SIU, page 1-4. IEEE, (2018)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Erol Cavus

Ismail Enver

Ozan Cavusoglu

Susanne Enversen

Cagla Cavusoglu

 

Other publications of authors with the same name

Low BER performance estimation of LDPC codes via application of importance sampling to trapping sets., , and . IEEE Trans. Commun., 57 (7): 1886-1888 (2009)A Novel Current-Controlled Oscillator-Based Low-Supply-Voltage Microbolometer Readout Architecture., , and . J. Circuits Syst. Comput., 29 (10): 2050169:1-2050169:15 (2020)Self calibrated cooler-less microbolometer readout architecture., , and . Integr., (2022)FPGA Implementation of Synchronization Techniques used in OFDM Systems., , , and . SIU, page 1-4. IEEE, (2019)Low-Complexity MIMO MMSE Receiver with Performance Enhancement via Coordinate Interleaving., , and . J. Circuits Syst. Comput., 29 (14): 2050231:1-2050231:14 (2020)Vehicle Detection in Aerial Imaginary using a Miniature CNN Architecture., and . INISTA, page 1-6. IEEE, (2021)Parallelizing LDPC Decoding Using OpenMP on Multicore Digital Signal Processors., and . ICPP Workshops, page 46-51. IEEE Computer Society, (2016)A computationally efficient algorithm for space-time block decoding., and . ICC, page 1157-1162. IEEE, (2001)Baseband implementation of high speed communication system on FPGA., , , , , and . SIU, page 1-4. IEEE, (2018)A very low-complexity space-time block decoder (STBD) ASIC for wireless systems., and . IEEE Trans. Circuits Syst. I Regul. Pap., 53-I (1): 60-69 (2006)