( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
A Methodology to Characterize Critical Section Bottlenecks in DSM Multiprocessors.

, , , и . Euro-Par, том 5704 из Lecture Notes in Computer Science, стр. 149-161. Springer, (2009)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

María José Carrascosa Gómez

María José Benítez Romero

María José Mendiburo Seguel

José María Navarro Adriaensens

José-Maria Hinz

 

Другие публикации лиц с тем же именем

A Mechanism for Verifying Data Speculation., , и . Euro-Par, том 3149 из Lecture Notes in Computer Science, стр. 525-534. Springer, (2004)A performance evaluation of the multiple bus network for multiprocessor systems., , , , и . SIGMETRICS, стр. 200-206. ACM, (1983)Exploiting reuse locality on inclusive shared last-level caches., , , и . ACM Trans. Archit. Code Optim., 9 (4): 38:1-38:19 (2013)An Enhancement for a Scheduling Logic Pipelined over two Cycles ., , , и . ICCD, стр. 203-209. IEEE, (2006)Increasing the Effective Bandwidth of Complex Memory Systems in Multivector Processors., и . SC, стр. 26. IEEE Computer Society, (1996)Tradeoffs in Buffering Memory State for Thread-Level Speculation in Multiprocessors., , , , , и . HPCA, стр. 191-202. IEEE Computer Society, (2003)Counteracting Bank Misprediction in Sliced First-Level Caches., , , и . Euro-Par, том 2790 из Lecture Notes in Computer Science, стр. 586-596. Springer, (2003)Using Software Logging to Support Multi-Version Buffering in Thread-Level Speculation., , , , , и . IEEE PACT, стр. 170-181. IEEE Computer Society, (2003)Loop bounds computation for multilevel tiling., , и . PDP, стр. 445-452. IEEE Computer Society, (1998)Contents Management in First-Level Multibanked Data Caches., , , и . Euro-Par, том 3149 из Lecture Notes in Computer Science, стр. 516-524. Springer, (2004)