( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
An 11-nW CMOS Temperature-to-Digital Converter Utilizing Sub-Threshold Current at Sub-Thermal Drain Voltage.

, , , и . IEEE J. Solid State Circuits, 54 (3): 613-622 (2019)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Yoriko Sakurai

Kaneaki Sakurai

Takayasu Shimizu

Miriam Takayasu

 

Другие публикации лиц с тем же именем

A 2Gb/s 15pJ/b/chip Inductive-Coupling programmable bus for NAND Flash memory stacking., , , , , , , и . ISSCC, стр. 244-245. IEEE, (2009)A 1.8V 30nJ adaptive program-voltage (20V) generator for 3D-integrated NAND flash SSD., , , , , , и . ISSCC, стр. 238-239. IEEE, (2009)Reducing IR drop in 3D integration to less than 1/4 using Buck Converter on Top die (BCT) scheme., , , , , , , и . ISQED, стр. 210-215. IEEE, (2013)A 0.14pJ/b Inductive-Coupling Inter-Chip Data Transceiver with Digitally-Controlled Precise Pulse Shaping., , , и . ISSCC, стр. 358-608. IEEE, (2007)High-Speed Circuit Design with Scaled-Down MOSFET's and Low Supply Voltage.. ISCAS, стр. 1487-1490. IEEE, (1993)Ambient electronics and ultra-low power LSI design.. VLSI-DAT, стр. 1-31. IEEE, (2012)An on-chip characterizing system for within-die delay variation measurement of individual standard cells in 65-nm CMOS., , , и . ASP-DAC, стр. 109-110. IEEE, (2011)A low voltage buck DC-DC converter using on-chip gate boost technique in 40nm CMOS., , , , , , , и . ASP-DAC, стр. 109-110. IEEE, (2013)Digital Active Gate Drive with Optimal Switching Patterns to Adapt to Sinusoidal Output Current in a Full Bridge Inverter Circuit., , , , , , , и . IECON, стр. 1684-1689. IEEE, (2019)0.5-V input digital LDO with 98.7% current efficiency and 2.7-µA quiescent current in 65nm CMOS., , , , , , , и . CICC, стр. 1-4. IEEE, (2010)