( en | de | ru )

 

Disambiguation of "Takamiya, Makoto"

Author of the publication

copydeleteadd this publication to your clipboard
Reducing IR drop in 3D integration to less than 1/4 using Buck Converter on Top die (BCT) scheme.

, , , , , , , and . ISQED, page 210-215. IEEE, (2013)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Teruko Takamiya

Makoto Yamamoto

Makoto Nakamura

Makoto Arai

Makoto Ida

 

Other publications of authors with the same name

An 11-nW CMOS Temperature-to-Digital Converter Utilizing Sub-Threshold Current at Sub-Thermal Drain Voltage., , , and . IEEE J. Solid State Circuits, 54 (3): 613-622 (2019)IGBT Power Module Design for Suppressing Gate Voltage Spike at Digital Gate Control., , , , , and . IEEE Access, (2023)Reducing IR drop in 3D integration to less than 1/4 using Buck Converter on Top die (BCT) scheme., , , , , , , and . ISQED, page 210-215. IEEE, (2013)A 1.8V 30nJ adaptive program-voltage (20V) generator for 3D-integrated NAND flash SSD., , , , , , and . ISSCC, page 238-239. IEEE, (2009)Energy efficient design and energy harvesting for energy autonomous systems.. VLSI-DAT, page 1-3. IEEE, (2015)A 95mV-startup step-up converter with Vth-tuned oscillator by fixed-charge programming and capacitor pass-on scheme., , , , , , , , and . ISSCC, page 216-218. IEEE, (2011)A 80-mV input, fast startup dual-mode boost converter with charge-pumped pulse generator for energy harvesting., , , , , , and . A-SSCC, page 33-36. IEEE, (2011)F1: Integrated voltage regulators for SoC and emerging IoT systems., , , , , and . ISSCC, page 500-502. IEEE, (2017)A low voltage buck DC-DC converter using on-chip gate boost technique in 40nm CMOS., , , , , , , and . ASP-DAC, page 109-110. IEEE, (2013)An on-chip characterizing system for within-die delay variation measurement of individual standard cells in 65-nm CMOS., , , and . ASP-DAC, page 109-110. IEEE, (2011)