( en | de | ru )

 

Disambiguation of "Kukner, Halil"

Author of the publication

copydeleteadd this publication to your clipboard
Incorporating parameter variations in BTI impact on nano-scale logical gates analysis.

, , , , and . DFT, page 158-163. IEEE Computer Society, (2012)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Sead Halilovi

Halil Fikret

Sadrettin Halil

Halil Köse

Halil Ba

 

Other publications of authors with the same name

The defect-centric perspective of device and circuit reliability - From individual defects to circuits., , , , , , , , , and 5 other author(s). ESSDERC, page 218-225. IEEE, (2015)RISC-V Processor Trace Encoder with Multiple Instructions Retirement Support., , , and . VLSI-SoC, page 1-6. IEEE, (2022)Degradation analysis of datapath logic subblocks under NBTI aging in FinFET technology., , , , , , , , , and . ISQED, page 473-479. IEEE, (2014)Bias Temperature Instability analysis of FinFET based SRAM cells., , , , , , and . DATE, page 1-6. European Design and Automation Association, (2014)Comparison of NBTI aging on adder architectures and ring oscillators in the downscaling technology nodes., , , , , , , , , and 5 other author(s). Microprocess. Microsystems, 39 (8): 1039-1051 (2015)Bias temperature instability analysis in SRAM decoder., , , , and . ETS, page 1. IEEE Computer Society, (2013)Dynamically variable step search motion estimation algorithm and a dynamically reconfigurable hardware for its implementation., , , and . IEEE Trans. Consumer Electronics, 55 (3): 1645-1653 (2009)BTI impact on logical gates in nano-scale CMOS technology., , , , and . DDECS, page 348-353. IEEE, (2012)Thermal Performance Evaluation of Multi-Core SOCs Using Power-Thermal Co-Simulation., , , , , , , , , and 7 other author(s). IRPS, page 1-6. IEEE, (2024)A high performance reconfigurable Motion Estimation hardware architecture., , , and . DATE, page 882-885. IEEE, (2009)