Author of the publication

A Compile-Time Framework for Tolerating Read Disturbance in STT-RAM.

, and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 40 (8): 1545-1558 (2021)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

A 3.77TOPS/W Convolutional Neural Network Processor With Priority-Driven Kernel Optimization., , , , , , , and . IEEE Trans. Circuits Syst. II Express Briefs, 66-II (2): 277-281 (2019)Tolerating Defects in Low-Power Neural Network Accelerators Via Retraining-Free Weight Approximation., , , , and . ACM Trans. Embed. Comput. Syst., 20 (5s): 85:1-85:21 (2021)WAS: Wear Aware Superblock Management for Prolonging SSD Lifetime., , , , , and . DAC, page 213. ACM, (2019)FHE-Booster: Accelerating Fully Homomorphic Execution with Fine-tuned Bootstrapping Scheduling., , , and . HOST, page 293-303. IEEE, (2023)Securing Cyber-Physical Systems from Hardware Trojan Collusion., , and . IEEE Trans. Emerg. Top. Comput., 8 (3): 655-667 (2020)Low Overhead Online Data Flow Tracking for Intermittently Powered Non-Volatile FPGAs., , , , , and . ACM J. Emerg. Technol. Comput. Syst., 16 (3): 26:1-26:20 (2020)Comprehensive Evaluation of Program Reliability with ComFIDet: An Integrated Fault Injection and Detection Framework for Embedded Systems., and . ICESS, page 1-8. IEEE, (2019)Modeling of Threshold Voltage Distribution in 3D NAND Flash Memory., , , , , , , and . DATE, page 1729-1732. IEEE, (2021)A Scalable and Process Variation Aware NVM-FPGA Placement Algorithm., and . ACM Great Lakes Symposium on VLSI, page 165-170. ACM, (2019)A Processing-In-Memory Implementation of SHA-3 Using a Voltage-Gated Spin Hall-Effect Driven MTJ-based Crossbar., and . ACM Great Lakes Symposium on VLSI, page 195-200. ACM, (2019)