Author of the publication

SENIN: An energy-efficient sparse neuromorphic system with on-chip learning.

, , , and . ISLPED, page 1-6. IEEE, (2017)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

NAND-Net: Minimizing Computational Complexity of In-Memory Processing for Binary Neural Networks., , , and . HPCA, page 661-673. IEEE, (2019)Timing error masking by exploiting operand value locality in SIMD architecture., , , and . ICCD, page 90-96. IEEE Computer Society, (2014)eSRCNN: A Framework for Optimizing Super-Resolution Tasks on Diverse Embedded CNN Accelerators., , , and . ICCAD, page 1-8. ACM, (2019)S-FLASH: A NAND Flash-Based Deep Neural Network Accelerator Exploiting Bit-Level Sparsity., , , , , and . IEEE Trans. Computers, 71 (6): 1291-1304 (2022)A 5-Gb/s 2.67-mW/Gb/s Digital Clock and Data Recovery With Hybrid Dithering Using a Time-Dithered Delta-Sigma Modulator., , , , and . IEEE Trans. Very Large Scale Integr. Syst., 24 (4): 1450-1459 (2016)NID: processing binary convolutional neural network in commodity DRAM., , and . ICCAD, page 10. ACM, (2018)PowerField: a transient temperature-to-power technique based on Markov random field theory., , , , and . DAC, page 630-635. ACM, (2012)Optimization of the Modified Gaussian Filter for Mobile GPU Usage in Game Workloads., , and . CCCI, page 1-8. IEEE, (2023)SENIN: An energy-efficient sparse neuromorphic system with on-chip learning., , , and . ISLPED, page 1-6. IEEE, (2017)TD-NAAS: Template-Based Differentiable Neural Architecture Accelerator Search., , , and . ISOCC, page 143-144. IEEE, (2023)